Location:
Search - memory vhdl
Search list
Description: 设计CPU,其中包括alu,clock,memory等部分的设计思想和主要实现过程。-CPUC16 c design including alu, clock, memory and other parts of the design and the way to do it.
Platform: |
Size: 122880 |
Author: 王浩 |
Hits:
Description: 第一章到第五章的代码
本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter to Chapter V of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, function authentication, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: |
Size: 1580032 |
Author: xiao |
Hits:
Description: 第六章到第九章的代码
本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter VI to Chapter IX of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: |
Size: 6281216 |
Author: xiao |
Hits:
Description: 第十章的代码。
本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示-Chapter X code. This book by more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of additions device/counters, multipliers/dividers, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and the results demonstrate
Platform: |
Size: 6872064 |
Author: xiao |
Hits:
Description: 第十一章到第十三章的代码
本书通过100多个模块实例,详细地讲解了Verilog HDL程序设计语言,全书共分13章,内容涉及VerilogHDL语言基本概念、建模、同步设计、异步设计、功能验证等,实例包括各种加法器/计数器、乘法器/除法器、编码器/译码器、状态机、SPIMaster Controller、I2C Master controller、CAN ProtocolController、Memory模块、JPEG图像压缩模块、加密模块、ATA控制器、8位RISC-CPU等及各个实例模块相应的Testbench,所举实例具有很强的实用性和代表性,每个实例均给出了介绍、功能分析、程序代码和结果演示。-Chapter XI to the 13th chapter of the code in this book through more than 100 module instance, explain in detail the Verilog HDL programming language, the book is divided into 13 chapters, covering basic concepts VerilogHDL languages, modeling, synchronous design, asynchronous design, functional verification, etc. Examples include a variety of adder/counter, multiplier/divider, encoders/decoders, state machines, SPIMaster Controller, I2C Master controller, CAN ProtocolController, Memory modules, JPEG image compression module, encryption module, ATA controller, 8-bit RISC-CPU, etc. and the various instances of the corresponding module Testbench, The examples are highly practical and representation, each instance of it all gives the introduction, functional analysis, program code and results presentation.
Platform: |
Size: 5088256 |
Author: xiao |
Hits:
Description: 实验内容,为存储器 验证存储器的工作原理,需用实验箱-Experiment content, in order to validate memory memory works, need to use test case
Platform: |
Size: 1024 |
Author: 李明 |
Hits:
Description: to write and read from an sram. its actually a logic cell,when the write enable is high its possible to write data onto a memory location when read enable is high we can read the data in given memory location
Platform: |
Size: 37888 |
Author: mariamma |
Hits:
Description: 三星flash编程Verilog程序,单页编程,支持K9K4G08芯片-Samsung' s flash programming Verilog program, single-page programming, support K9K4G08 chip
Platform: |
Size: 1024 |
Author: 不知道 |
Hits:
Description: Spartan6 FPGA中的块存储器使用指南,可以构建为FIFO,ROM,RAM,移位寄存器等。-Spartan6 FPGA block memory in the User Guide, you can build for FIFO, ROM, RAM, shift registers and so on.
Platform: |
Size: 376832 |
Author: james |
Hits:
Description: 使用VHDL语言编写的简易数字存储示波器,用MAX+PlusII仿真验证。VHDL编写了采样、存储写、存储读和显示4个模块。采样使用ADC0809,存储器使用6264,显示使用DAC0832。-The design of the chip as a high-speed signal ADC0809 the A / D converter, SRAM6264 memory for data storage after sampling, DAC0832 chip as a signal of D / A conversion. Programming using ultra-high-speed hardware description language VHDL description of its A / D conversion, A / D sampling controller and data storage, digital output programming, simulation, the completion of the design of hardware and software, as well as some of the experimental prototype debugging -DAC0832。-The design of the chip as a high-speed signal ADC0809 the A/D converter, SRAM6264 memory for data storage after sampling, DAC0832 chip as a signal of D/A conversion. Programming using ultra-high-speed hardware description language VHDL description of its A/D conversion, A/D sampling controller and data storage, digital output programming, simulation, the completion of the design of hardware and software, as well as some of the experimental prototype debugging
Platform: |
Size: 148480 |
Author: 统一 |
Hits:
Description: Module Function Description:
This module allows a SPI ROM to be used in a LX/CS5536 system.
Details are below:
1.Provide a memory window to the SPI EPROM at FFF80000h-FFFFFFFFh (512KB).
2.Provide an interface to the SPI bus to allow the SPI EPROM to be programmed.
3.Support DDR2 memory initial process.
4.Support LPC/SPI ROM switch using Hardware pin selection and Software setting method
5.Support LPC Memory Read/Write, LPC I/O Read/Write
6.Support SPI Chip Erase/Byte Program/Write Status/Read Status/Read Array
-Module Function Description:
This module allows a SPI ROM to be used in a LX/CS5536 system.
Details are below:
1.Provide a memory window to the SPI EPROM at FFF80000h-FFFFFFFFh (512KB).
2.Provide an interface to the SPI bus to allow the SPI EPROM to be programmed.
3.Support DDR2 memory initial process.
4.Support LPC/SPI ROM switch using Hardware pin selection and Software setting method
5.Support LPC Memory Read/Write, LPC I/O Read/Write
6.Support SPI Chip Erase/Byte Program/Write Status/Read Status/Read Array
Platform: |
Size: 8192 |
Author: 吴羽中 |
Hits:
Description: This single cycle 16-bit computer with testbenches written in Verilog.
It shows a result based on the instruction memory.
I also included documents about the structure of the single cycle computer-This is single cycle 16-bit computer with testbenches written in Verilog.
It shows a result based on the instruction memory.
I also included documents about the structure of the single cycle computer
Platform: |
Size: 1375232 |
Author: my_watt |
Hits:
Description: Serail Nor Flash Memory Model
Platform: |
Size: 221184 |
Author: Chris |
Hits:
Description: 非常有用的IP核资源,里面包含了JTAG,MEMORY,PCI,SDRAM和USB1.1等内容,期望对大家有用-A very useful IP core resources, which includes the JTAG, MEMORY, PCI, SDRAM, and USB1.1 and other content, expectations for all of us
Platform: |
Size: 903168 |
Author: 李同滨 |
Hits:
Description: aes code with fifo control to memory
Platform: |
Size: 9216 |
Author: allen |
Hits:
Description: 一个用VHDL语言编写的双端口存储器程序,可下载在FPGA中使用-Written in VHDL language using a dual-port memory program can be downloaded in the FPGA using
Platform: |
Size: 4096 |
Author: cloudy |
Hits:
Description: 实现窗口搜索算法的并行系统——序列存储器-Search algorithm to achieve the window parallel systems- Serial Memory
Platform: |
Size: 2048 |
Author: yeyang |
Hits:
Description: 实现窗口搜索算法的并行系统——字符串存储器-Search algorithm to achieve the window parallel systems- the string memory
Platform: |
Size: 3072 |
Author: yeyang |
Hits:
Description: 32 位MIP流水线CPU设计,5 stage,代码详细,包括ALU,存储器,寄存器等,是个很不错的CPU设计-32 MIP pipelined CPU design, 5 stage, the code in detail, including the ALU, memory, registers, etc. is a very good CPU design
Platform: |
Size: 561152 |
Author: suborong |
Hits:
Description: This implementation is moderately memory efficient because it stores only the first Pi/2 radians of sine values. The second Pi/2 radians is a mirror image of the first in time and the second Pi radians is a mirror image in amplitude of the first Pi radians.
Memory could be saved if the increments were recorded rather than each absolute value. Fewer bits per value would be needed, however, extra hardware would be needed for an adder.
Platform: |
Size: 18432 |
Author: jai |
Hits: